https://github.com/nic30/hwt

VHDL/Verilog/SystemC code generator, simulator API written in python/c++
codegen codegenerator compiler fpga hcl hls rtl simulator systemc systemverilog uvm verilog vhdl
Added: over 1 year ago - Last Synced: 11 months ago - Created: May 19, 2015

  • Relevant topics? true
  • External users? true
  • Open source license? true
  • Active? true
  • Fork? false
  • Main Language: Python
  • Commits: 3006
  • Committers: 12
  • Issues: 39
  • Pull Requests: 3
  • Owner: Nic30
  • Stars: 194
  • Forks: 26
  • Packages: 1
  • Downloads: 97